STL120N8F7



N-channel 80 V, 3.7 mΩ typ., 120 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STL120N8F7	80 V	$4.4~\text{m}\Omega$	120 A	140 W

- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STL120N8F7	120N8F7	PowerFLAT™ 5x6	Tape and reel

Contents STL120N8F7

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 type C package information	9
	4.2	PowerFLAT™ 5x6 packing information	11
5	Revisio	n history	13

STL120N8F7 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	80	V
V_{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _{case} = 25 °C	120	Α
ייטו	Drain current (continuous) at T _{case} = 100 °C	90	А
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	480	Α
Ip ⁽³⁾	Drain current (continuous) at T _{pcb} = 25 °C	23	А
וטויי	Drain current (continuous) at T _{pcb} = 100 °C	17	A
I _{DM} ⁽²⁾⁽³⁾	I _{DM} ⁽²⁾⁽³⁾ Drain current (pulsed)		Α
P _{TOT} ⁽¹⁾	Total dissipation at T _{case} = 25 °C	140	W
P _{TOT} (3)	Total dissipation at T _{pcb} = 25 °C	4.8	W
T _{stg}	T _{stg} Storage temperature range		°C
TJ	Operating junction temperature range	-55 to 175	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	°C/W
R _{thj-case}	Thermal resistance junction-case	1.05	C/VV

Notes

 $^{(1)}$ When mounted on a 1-inch² FR-4 board, 2oz Cu, t < 10 s

 $^{^{(1)}}$ This value is rated according to $R_{\text{thj-c.}}$

⁽²⁾ Pulse width is limited by safe operating area.

 $^{^{(3)}}$ This value is rated according to $R_{\text{thj-pcb}}$

Electrical characteristics STL120N8F7

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	80			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 80 V			1	μΑ
Igss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 11.5 A		3.7	4.4	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	4600	-	
Coss	Output capacitance	$V_{DS} = 40 \text{ V}, f = 1 \text{ MHz},$	-	800	ı	pF
Crss	Reverse transfer capacitance	V _{GS} = 0 V	-	64	-	μ.
Qg	Total gate charge	$V_{DD} = 40 \text{ V}, I_D = 23 \text{ A},$	-	60	-	
Q _{gs}	Gate-source charge	V _{GS} = 10 V (see Figure 14: "Test circuit for gate charge	-	24.7	-	nC
Q_{gd}	Gate-drain charge	behavior")	-	14.8	-	
R _G	Gate input resistance	I _D = 0 A, gate DC bias = 0 V, f = 1 MHz, magnitude of alternative signal = 20 mV	-		2.0	Ω

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 40 \text{ V}, I_D = 11.5 \text{ A R}_G = 4.7 \Omega,$	ı	34.5	ı	
t _r	Rise time	V _{GS} = 10 V (see Figure 13: "Test	-	16.8	-	
t _{d(off)}	Turn-off delay time	circuit for resistive load switching times" and Figure 18: "Switching	-	60	-	ns
t _f	Fall time	time waveform")	-	15.4	-	

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 23 A	-		1.2	V
t _{rr}	Reverse recovery time	I _{SD} = 23 A, di/dt = 100 A/μs,	1	48.6		ns
Qrr	Reverse recovery charge	V _{DD} = 64 V (see Figure 15: "Test circuit for inductive load switching		65.6		nC
I _{RRM}	Reverse recovery current	and diode recovery times")	-	2.7		Α

Notes:

 $^{^{(1)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)






Figure 3: Thermal impedance $K \\ \delta = 0.5$ $\delta = 0.2$ $\delta = 0.1$ $\delta = 0.02$ $\delta = 0.01$ $\delta = 0.01$ Single pulse $C_{t_p} = K^*R_{t_{l_p}} c$ $\delta = t_p/T$ $C_{t_p} = K^*R_{t_{l_p}} c$ $C_{t_p} = K^*R_{t_{l_p}} c$










Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG270715OD8FLVTH I_D = 250 μA 1.1 1.0 0.9 0.8 0.7 0.6 0.5 0.4 -75 125 175 25 75 T_i (°C)

Figure 10: Normalized on-resistance vs temperature R_{DS(on)} (norm.) GIPG270715OD8FLRON 2.0 V_{GS} = 10 V 1.8 1.6 1.4 1.2 1.0 0.8 0.6 -75 T_j (°C) 75 125





Test circuits STL120N8F7

3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.

12 V 47 KΩ VGD

14 VGD

14 VGD

14 VGD

15 VGD

16 CONST 100 Ω OVG

17 VGD

18 VGD

18 VGD

18 VGD

18 VGD


18 VGD


18 VGD


19 VGD

18 VGD

Figure 15: Test circuit for inductive load switching and diode recovery times







577

STL120N8F7 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 type C package information

Figure 19: PowerFLAT™ 5x6 type C package outline




Table 8: PowerFLAT™ 5x6 type C package mechanical data

. 4.0	ie o. Foweri LAT 3x0 ty	po o pacitago iniconariio	ui dutu
Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.450
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.715		1.015
L1	0.05	0.15	0.25
θ	0°		12°

STL120N8F7 Package information




Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

PowerFLAT™ 5x6 packing information 4.2

P2 2.0±0.1 (1) Po 4.0±0.1 (II) (0.30±0.05) Do Ø1.55±0.05 D1 Ø1.5 MI<u>N</u> F(6.50±0.1)(III) W(12.00±0.3) Ao(6.30±0.1) P1(8.00±0.1) Ko (1.20±0.1) SECTION Y-Y (I) Measured from centerline of sprocket hole to centerline of pocket. Base and bulk quantity 3000 pcs (II) Cumulative tolerance of 10 sprocket holes is $\pm~0.20$. (III)Measured from centerline of sprocket hole to centerline of pocket.

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)

8234350_Tape_rev_C

Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 23: PowerFLAT™ 5x6 reel



STL120N8F7 Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
09-Dec-2014	1	First release.
27-Jul-2015	2	Text and formatting changes throughout document. Datasheet status promoted from preliminary data to production data. In section Electrical characteristics: - updated tables Dynamic, Switching times and Source-drain diode - added section Electrical characteristics (curves)
25-Jan-2016	3	Inserted R _G parameter in Dynamic.
09-Feb-2016	4	Updated Table 4: "Static" and Section 4.1: "PowerFLAT™ 5x6 type C package information".

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

